

HRLFS55N03K

30V N-Channel Trench MOSFET

Features

- Low Dense Cell Design, Logic Level
- Reliable and Rugged
- Advanced Trench Process Technology
- 100% UIS Tested, 100% Rg Tested
- Lead free, Halogen Free

Application

- Power Management in Inverter System
- Synchronous Rectification

Key Parameters

Parameter	Value	Unit
BV _{DSS}	30	V
I _D	66	A
R _{DS(on)} , typ @10V	4.2	mΩ
R _{DS(on)} , typ @4.5V	5.7	mΩ

Package & Internal Circuit



Absolute Maximum Ratings

T_J=25°C unless otherwise specified

Symbol	Parameter		Value	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GS}	Gate-Source Voltage		±20	V
I _D	Drain Current		66	A
	T _C = 100°C	42	A	
I _{DM}	Pulsed Drain Current		198	A
E _{AS}	Single Pulsed Avalanche Energy L=1mH		300	mJ
P _D	Power Dissipation		28	W
	T _A = 25°C	1.67	W	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	--	4.5	°C/W
R _{θJA}	Junction-to-Ambient (steady state)	--	75	°C/W

Electrical Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
On Characteristics						
V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.0	--	2.4	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	--	4.2	5.5	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	--	5.7	7.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 20 \text{ A}$	--	30	--	S
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	1	μA
		$V_{DS} = 24 \text{ V}, T_J = 125^\circ\text{C}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	± 100	nA
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	2050	--	pF
C_{oss}	Output Capacitance		--	315	--	pF
C_{rss}	Reverse Transfer Capacitance		--	240	--	pF
R_g	Gate Resistance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V}, f = 1 \text{ MHz}$	--	1	--	Ω
Switching Characteristics						
$t_{d(on)}$	Turn-On Time	$V_{DS} = 15 \text{ V}, I_D = 20 \text{ A}, R_G = 6 \Omega$	--	15	--	ns
t_r	Turn-On Rise Time		--	20	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	65	--	ns
t_f	Turn-Off Fall Time		--	70	--	ns
$Q_{g(10V)}$	Total Gate Charge	$V_{DS} = 24 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 10 \text{ V}$	--	50	--	nC
$Q_{g(4.5V)}$	Total Gate Charge		--	26	--	nC
Q_{gs}	Gate-Source Charge		--	8	--	nC
Q_{gd}	Gate-Drain Charge		--	8	--	nC
Source-Drain Diode Characteristics						
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 20 \text{ A}, V_{GS} = 0 \text{ V}$	--	--	1.3	V
trr	Reverse Recovery Time	$I_S = 20 \text{ A}, V_{GS} = 0 \text{ V}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	20	--	ns
Qrr	Reverse Recovery Charge		--	10	--	nC

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. On-Resistance Variation
vs Gate-Source Voltage




Figure 8. On-Resistance Variation
vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current
vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms









Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension

8DFN 3x3



UNIT	A	A1	b	c	D	D1	D2	D3	D4	E	E1	E2	E3
mm	0.9	0.05	0.35	0.25	3.1	2.45	0.5	2.7	3.2	3.1	3.3	1.85	0.68
mm	0.7	0	0.24	0.1	2.9	2.25	0.3	2.5	3	2.9	3.1	1.65	0.48

UNIT	E4	E5	E6	e	K	L	L1	L2	L3	θ1
mm	0.43	0.4	0.175	0.7	0.72	0.5	0.1	0.53	0.475	12°
mm	0.23	0.2	0.075	0.6	0.52	0.3	0	0.33	0.275	0°

Recommended Soldering Footprint

